|
|
PM8015 maxSAS SRCv 24x6G
PCIe Gen 3 to 24-Port 6Gb/s SAS RAID-on-Chip Controller
Documents
> Are you seeing all
your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results. |
|
Version |
Issue Date |
| No Results Found, please try your search again. |
Features
PRODUCT OVERVIEW
The PM8015 SRCv 24x6G is a PCIe Gen 3 to 24-port, 6 Gb/s SAS
RAID-on-Chip (RoC) controller designed for enterprise servers and
RBODs. The SRCv 24x6G supports the SAS 2.1 specification.
Building on the ground-breaking advancements of the maxSAS
SRC family, the SRCv 24x6G offers performance improvements
with an extremely efficient and scalable architecture, eliminating
system performance limitations of traditional RoC devices. In
addition to the highly optimized architecture, the SRCv 24x6G
provides an easy-to-port application-programming environment
for rapid time-to-market. BENEFITS
- Ultra-high performance RoCstar contention-free architecture
- Highest possible throughput enabled by 8 Gbyte/s PCIe Gen 3
interface
- Improved VM performance with PCIe I/O virtualization (IOV)
support
- 24 x 6 Gb/s SAS ports supporting SAS 2.1
- MIPS processing cluster with multi-threading to enable dramatically-increased processing capability
|
- Increase reliability and performance with standalone or inline
hardware XOR and RAID 5/6 support
- Backward compatibility with existing SRC-based designs
- Preserves legacy system support through backward
compatibility with SAS 1.0, PCIe 1.1 and 2.0
- Encryption-free device to comply with export restrictions
|
PRODUCT HIGHLIGHTS
Ultra-High Performance RoCstar Architecture
- Large ECC-protected 2 Mbytes of global shared memory with
hardware FIFO and semaphores supporting 76.8 Gbyte/s
throughput
- Internal high-speed interconnect for the device processors, SAS
ports, PCIe lanes, and peripherals
|
-
Memory mapped into processor address spaces and accessible as
cached/uncached
- Startup and runtime algorithms provided for I/Os with
ports/peripherals and monitoring
|
PCI Express and I/O Virtualization
- Eight PCIe PHYs compliant with base specification 3.0
- Each PHY operates at either 8 Gb/s (Gen 3), 5 Gb/s (Gen 2) or
2.5 Gb/s (Gen 1) per link
|
- Supports x1, x2, x4 and x8 lane configurations
- Supports single-root I/O virtualization (SR-IOV) with up to 16
virtual functions (VFs)
|
SAS/SATA Interface
- Integrated high-performance, state-machine-based, 24-port
SAS/SATA 1.5 Gb/s, 3 Gb/s and 6 Gb/s fully offloaded protocol
controller
- Addressing to support 2048 SAS devices
- Support 8192 simultaneous I/Os
|
- Full simultaneous bandwidth up to 600 Mbyte/s per direction
per PHY or 1200 Mbyte/s bi-directional per PHY
- Supports inline checking and insertion of T10 DIF as defined by
SBC-3 or vendor-specific DIF
- Inline checking and insertion of vendor-specific headers
|
Embedded Storage Application Processors
- High performance MIPS-based™ multi-processor subsystem
- Shared L2 cache with coherence management
|
- Flexible Thread Policy Manager with programmable QoS
support
|
RAID Acceleration
- Supports RAID levels 0/1/10/5/50/6 and 60
- Supports inline XOR/multiplier functions for RAID 5/6
- Computes RAID 6 via bit-wise XOR and Reed Solomon (RS) (P+Q)
on two simultaneous data streams
|
- Dual parity generated in a single pass, improves performance
- Checks, inserts and replaces T10 DIF as defined by SBC-3
- Firmware API for accessing subsystem
|
DDR3 Memory Controller
- 16/32/64-bit DDR3 controller with optional ECC support
- Supports up to 4 Gbytes of DDR3 DRAM scalable from DDR3-800
to DDR3-1600
|
- Full initialization of memory on hardware reset
- Optimized for low latency return of CPU reads
|
Configurable Peripheral Interfaces
- Interfaces for NOR and NAND flash memory, SRAM and EEPROM
- Five multi-master and six master-only Two-wire Interfaces (TWIs)
support variable bit rates up to 400 Kbit/s
- Two industry standard 16750 UARTs
- Single Serial Peripheral interface (SPI)
|
- Six SFF-8485 compliant Serial GPIO (SGPIO) ports
- Up to 24 GPIO ports depending on SGPIO port configuration
- Firmware API for peripheral control including features such as
activity LED, UART configuration, zoning configuration, interprocessor
communications, enclosure control
|
Physical
- 1071-pin 27 x 27 mm FCBGA package
|
|
Applications
|
