|
|
PM5329 ARROW 24xFE
24 Channel 10/100 Ethernet over SONET/SDH Mapping Device
Documents
> Are you seeing all
your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results. |
Symbols/Footprints
Features
- Maps up to 24 channels of full-duplex 10/100M Ethernet into 2.488 Gbps SONET/SDH.
- Supports multiple encapsulation protocols for worldwide interoperability including GFP, LAPS, and flexible HDLC.
- Performs virtual and contiguous concatenation according to ITU-T G.707 and ANSI T1.105.
- Supports selection of STS-1/VC-3 virtual concatenation, VT1.5/VC-12 virtual concatenation or STS-3c/VC-4 on a per port basis.
- Supports STS-48/STM-16 of highorder (STS-1/ VC-3) and STS-12/STM-4 of low-order (VT1.5/ VC-12) concatenation.
|
- Generates and terminates High-Order and Low-Order SONET/SDH POH.
- Supports bandwidth provisioning in arbitrary steps of 1.6 Mbit/s (VT1.5) or 2.2 Mbit/s (VC-12).
- Supports hitless Link Capacity Adjustment Scheme (LCAS).
- Supports up to 64 ms of differential delay.
|
ETHERNET SUBSYSTEM
- Provides integrated IEEE 802.3 compliant media access controllers (MAC).
- Provides IEEE 802.3 compliant Ethernet management interface (MDIO).
- Supports interfacing to full duplex 10/100M connections via SMII or SS-SMII.
- Supports loss-less IEEE 802.3 local flow-control.
- Provides per port Ethernet Statistics using 32-bit counters for frames and 40-bit counters for octets to ensure rollover compliance of 58 minutes as per IEEE 802.3.
- Supports frame delineation and generation with configurable IPG, preamble and CRC.
|
- Supports transparent transmission of VLAN tagged Ethernet frames.
- Supports frame sizes of 64 bytes to 9632 bytes.
- Supports programmable frame truncation from 1518 bytes to 9632 bytes.
- Supports programmable depth fullpacket store-and-forward buffers for burst tolerance and rate adaptation.
- Supports up to 512 Kbytes ingress buffering per port.
- Supports 23 Kbytes egress buffering per port.
|
ENCAPSULATION
- Supports the following encapsulation protocols on a per port basis:
- ITU-T G.7041 Generic Framing Procedure (frame-based).
- ITU-T X.86 Link Access Procedure for SDH (LAPS).
- Flexible HDLC.
- Supports insertion and extraction of GFP Client Management Frames (CMF).
|
- Supports insertion and extraction of LCP, NCP and BCP control frames.
|
SONET/SDH SUBSYSTEM
- Supports High-Order POH processing and pointer interpretation for STS-1, STS-3c, AU-3 and AU-4.
- Supports Low-Order POH processing and pointer interpretation for VT1.5, TU-12 and TU-3.
- Provides on-chip data and clock recovery and clock synthesis for SONET/SDH interfaces.
- Supports TOH and High-Order POH insertion and extraction.
- Supports Low-Order POH insertion and extraction.
- Supports the following mapping formats:
- C-12/ VC-12/ TU-12/ TUG-2/ TUG-3/ VC-4/ AU-4/ STM-1.
- C-12/ VC-12/ TU-12/ TUG-2/ VC-3/AU-3/ STM-1.
- C-3/ VC-3/ TU-3/ TUG-3/ VC-4/ AU-4/ STM-1.
- C-3/ VC-3/ AU-3/ STM-1.
- C-4/ VC-4/ AU-4/ STM-1.
- VT1.5 SPE/ VT1.5/ STS-1 SPE/STS-1.
- STS-1 SPE/ STS-1.
- STS-3c SPE/ STS-3c.
- Supports LCAS according to ITU-T G.7042.
- Provides per-serial link PRBS generation and detection.
- Integrated SONET/SDH Timeslot Interchange (STSI)
- STS-1/AU-3 granular during SONET/SDH (AU-3) operation.
- AU-4 granular during SDH (AU-4) operation.
|
GENERAL
- Provides SMII, or source synchronous (SS-SMII) ports for connection to external Ethernet PHYs.
- Provides an MII Ethernet Management Interface (MDIO) for control and configuration of external Ethernet PHYs.
- Provides working and protect LVDScompatible CML interfaces:
- 4 x 777.6 MHz Serial TelecomBus links with 8B/ 10B-based encoding.
- 4 x 622 MHz SONET/SDH Serial Interface (SSI) links with scrambled NRZ coding.
- 2.488 GHz SONET/SDH Serial Interface (SSI) with scrambled NRZ coding.
- Provides a general purpose 16-bit microprocessor interface for configuration, management and statistics gathering.
|
- Provides an IEEE 1149.1 compliant JTAG test port for boundary scan.
|
PACKAGING
- Low power 1.2 V core with 2.5/ 3.3 V CMOS/ TTL I/O, 2.5 V SSTL_2 digital I/O.
- 27 x 27 mm 672 ball FCBGA package.
|
- Industrial temperature range (-40 °C to +85 °C).
|
Applications
- Access and Metro Ethernet Add-Drop Multiplexers (ADM).
- Multi-service Provisioning Platforms (MSPP).
|
- Terminal Multiplexers.
- Next-Generation Ethernet Switches.
|
|
Attaching Passive Heat Sinks to Organic Flip Chip Packages [142 KB] PMC-2020246 
FLOTHERM DETAILED MODEL FOR PM5329 ARROW 24XFE [91 KB] PMC-2031355