Need More Information?

PM4329 HDLIU™ 32
32 Channel Short Haul T1/E1 LIU with SBI and SBI TR Bus

Documents

> Are you seeing all your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results.

Version Issue Date

Data Sheet

Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Ball Map [50 KB] PMC-2032018 2004-11-16 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Product Overview [288 KB] PMC-2030541 2005-11-24 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Register Description Document [567 KB] PMC-2040080 2006-02-15 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Configuration Guide [296 KB] PMC-2032025 2006-03-23 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Hardware Specification [339 KB] PMC-2031990 2006-03-23 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Hardware Design Guide [275 KB] PMC-2031949 2006-03-23 

Errata

Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Revision B Device Errata [131 KB] PMC-2041731 2005-08-05 

Software Documentation

Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Register Description Document [567 KB] PMC-2040080 2006-02-15 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Configuration Guide [296 KB] PMC-2032025 2006-03-23 

Application Note

Locked Document, Log In RequiredPDFConfiguring SBI Compatible Devices [551 KB] PMC-2020180 2007-11-20 
Locked Document, Log In RequiredPDFPM4329 HDLIU 32 Power Consumption Summary Application Note [248 KB] PMC-2041530 2006-03-23 
Locked Document, Log In RequiredPDFJTAG Test Features Description [109 KB] PMC-2021518 2006-02-02 

White Papers

Locked Document, Log In RequiredPDFEvolving Efficient Interconnects for High Density LIUs [143 KB] PMC-2040598 2004-06-09 

Models

Locked Document, Log In RequiredPDFPM4329 HDLIU IBIS Model [40 KB] PMC-2041633 2005-02-15 

Symbols/Footprints

Locked Document, Log In RequiredPDF PM4329 HDLIU 32 276 L2BGA CAD Symbols and Footprints [330 KB] PMC-2041930 2004-10-13 

BSDL Files

Locked Document, Log In RequiredDOCPM4329 HDLIU Rev B BSDL File [180 KB] PMC-2041134 2004-09-22 
Locked Document, Log In RequiredPDFBOUNDARY SCAN DESCRIPTION LANGUAGE (BSDL) FOR PM4329 HDLIU 32 REV.C [31 KB] PMC-2052556 2006-02-14 

Symbols/Footprints

  Version Issue Date
Locked Document, Log In RequiredZipped FilePMC-2041930 PM4329 HDLIU 32 276 L2BGA CAD Symbols and Footprints [330 KB]12004-10-13

Features

GENERAL

  • Monolithic device that integrates 32 T1/J1/E1 shorthaul line interface circuits.
  • Software selectable between E1 and T1 mode, in groups of 16 links. Links 1-16 and 17-32 can be configured for either T1 or E1 mode.
  • Meets or exceeds T1/J1 and E1 shorthaul network access specifications including ANSI T1.102, T1.403, T1.408, AT&T TR 62411, ITUT G.703, G.704 as well as ETSI 300- 011, CTR-4, CTR-12, and CTR-13.
  • Provides encoding and decoding of B8ZS, HDB3, and AMI line codes.
  • Provides per receiver, clock recovery, and line performance monitoring.
  • Provides transmit and receive jitter attenuation.
  • Provides support for redundancy.
  • Provides a digitally programmable Shorthaul pulse template per transmitter.
  • Provides a selectable, per channel independent de-jittered T1 or E1 recovered clock for system timing and redundancy.
  • Provides PRBS generators and detectors on each tributary for error testing at DS1 and E1 rates as recommended in ITU-T O.151.
  • Provides an 8-bit microprocessor bus interface for configuration, control, and status monitoring.
  • Provides line and digital loopback modes.
  • Supports programmable inband loopback codes.
  • Uses line rate system clock.
  • Provides an IEEE 1149.1 (JTAG)compliant test access port (TAP) and controller for boundary scan test.

SYSTEM INTERFACE

Supports the following system interfaces:
  • High-density SBI bus interface
  • High-density, low latency, SBI TR bus interface.

RECEIVE SECTION

  • Supports T1/E1 signal reception for distances with up to 20 dB of cable attenuation using PIC 22 gauge cable.
  • Performs B8ZS or AMI decoding when processing a bipolar DS-1 signal, and HDB3 or AMI decoding when processing a bipolar E1 signal.
  • Tolerates more than 0.4 UI peak to peak, high frequency jitter as required by AT&T TR 62411 and Bellcore TRTSY- 000170.
  • Detects line code violations, B8ZS / HDB3 line code signatures, loss of signal, and successive zeroes conditions.

POWER

  • Implemented in a low power 3.3 V tolerant 1.8/3.3 V CMOS technology.

PACKAGE

  • Available in a high density 276-pin L2BGA (27 mm x 27 mm) package.
  • Provides a -40C to +85C industrial temperature operating range.
 
 
This site's design is only visible in a graphical browser that supports web standards,
but its content is accessible to any browser or Internet device.